FPGA Implementation of Majority Logic Fault Detection and Correction for Memory Application

Jayasri.T.S

Department of Electronics & Communication Engineering Government Women's Polytechnic College Kottakkal, Indiajayasrideepam@gmail.com

Abstract— As far as memory applications are concerned the soft errors are always a problem. This paper mainly focuses on the design of an efficient Majority Logic Detector / Decoder (MLDD) for fault detection along with correction off ault for memory application. The error detection and correction method is done by one step majority logic decoding and is made effective for Euclidean Geometry Low Density parity check codes (EG-LDPC). The proposed fault detection method can detect the faultin less decoding cycles. The technique keeps area minimal and power consumption low for large code word sizes.

Keywords- Error Correcting Codes, Euclidean geometry low density parity check codes, ML codes, FPGA, Verilog.

I. INTRODUCTION

Memory cellsaresusceptibletosofterrors.Toprotectmemory cells from soft errors encoder and decoder circuits areused.



The encoder encodes the information bits using error correction codes and this encoded bit is stored in the memory. The different types of error correction codes are

- SER(SingleErrorCorrection)
- SEC-DED(SingleErrorCorrection– DoubleErrorDetection)
- RS(reedSolomon)
- BCH(BoseChaudhuriHoequenghem)
- CyclicCodes

AmongtheECCcodes,cycliccodesarebestsuitedbecause of their highererror correction capability andlowdecodingcomplexity.[2] [3].

All other codes are not suitable because they have morecomplexdecodingalgorithmsandincreasecomputationalco sts[1].CycliccodeshaveapropertyofMajoritylogicdecodable(M LD).Inthispaperonespecificonespecifictype Lowdensityparitycheckcode(LDPC)calledEuclidianGeometryc yclic codes(EG-LDPC) are used.

EG-LDPC codes are low density parity check codes .Theseare majority logic decodable. This type of code uses the checksum

algorithm.Thechecksumalgorithmisnothingbutanumerical value is associated with the code word which is tobe transmitted..At the receiver end the codeword received hassomenumerical value.The existing method is impleme

Cordwordbits	Informationbits	Paritybits	Checksum
15	7	8	4
63	37	26	8
255	175	80	16
1023	781	242	32

The MLD technique uses Serial One Step Majority LogicDecoderisusedtodetecttheerrorsserially. Theserialonestep majority logic decoder algorithm for error detection and correctionisexposed in Figure 2.

TheMLdecoder consistsofmainlytwosteps.

- 1. Generatingthechecksumequations
 - usingXORmatrix

ntedusingbasichardware.

2. Determining the majority value of the computed linear sums

In this decoder 15 bit data is first stored in the cyclic shiftregister. Then the inputs are given to the XOR gates. The XOR gates required are four because the input is a 15 bit data. The bit to be detected should be given as one of the inputs for all the XOR gates. The XOR gates outputs are the check sumequations with some numerical data''s. The check sumequations of 0''s and 1''s that are binary datas. Then the Majority circuit outputs the data which is in majority number of 1''s. If the output of the one step majority circuit is majority

International Journal of Scientific Research and Engineering Development-- Volume 6 Issue 5, Sep- Oct 2023

Available at <u>www.ijsred.com</u>

number of "1" then the corresponding bit has the error else the bit is error free.



Figure 2. These rial onestep majority logic decoder algorithm

The output of the Majority circuit is given as one of theinput to the correction gate. The bit which is under test is theother input to the correction gate. The corrected bit is storedinto the shift register after the first cyclic shift. The entireprocess is called single iteration. Similarly three iterations are processed. First three iterations are required to detect all theerrorsofanynumber.

II. EG-LDPCENCODER STRUCTURE

The systematic generator matrix to generate (15, 7, 5)EG-LDPC code is shown in Figure 3 [6]. The encoded vectormainlyconsistsoftwoparts,thefirstpartconsistofinformatio n bits and second part is the parity bits, where eachparity bit is simply an inner product of information vector and acolumnofX , fromG=[I:X].

The encoder circuit [6] to compute the parity bits of the (15, 7, 5) EG-LDPC code is shown in Figure 4. In this figure, the information vectors are (i0,...,i6) and will be copied to (c0,...,c6) bits of the encoded vector, c. The rest of encoded vector (c7...c14), that is the parity bits are the linear sums(XOR) of the information bits.



Figure3.Generatormatrixforthe(15,7,5)EG-LDPCcode



Figure 4. Structure of an encoder circuit for the (15, 7, 5) EG-LDPC code

III. MLDDSTRUCTURE

MLDDstructure thesame decoding algorithm as the onein Figure 2. The advantage is that, proposed method stopsintermediately in the third cycle when there is no error in dataread, [2] as illustrated in Figure.56, instead of decoding it forthe whole codeword size of N. The xor matrix is evaluated forthe first three cycles of the decoding process, and when all theoutputs {Bj}is:0,"thecodewordisdeterminedtobeerrorfree and forwarded directly to the output. On other hand, theproposed method would continue the whole decoding processto eliminate the errors [2] if the {Bj} contain at least a "1" inanyofthe three cycles.



Figure 5. Flowdiagramofthe MLDD algorithm

Available at <u>www.ijsred.com</u>

A detailedschematicof for15bitcodewordisshowninFigure 6.

theproposeddesign



Figure6.SchematicoftheproposedMLDDfor15bitcodeword

Adetailedschematicoftheproposeddesignfor15bitcodeword is shown in Figure 6. The figure shows the basic MLdecoder with a 15-tap shift register, an XOR array to calculate the orthogonal parity check sums and a majority logic circuitwhich will decide whether the current bit under decoding

is errone ous and then eed for its inversion. The plain ML decoder

[2] showninFigure2isalsohavingthesameschematicstructure

up to this stage. The additional hardware [2] intended for fault detection illustrated in Figure 6 are: a) the controllogic unit and b) the output tristate buffers. The control unittriggersafinish flag when there is no errors are detected indatare ad. The output tristate buffers are always in high impedancestate until the control unit sends the finish signal so that the current values are forwarded to the output y from the shift register.

The control logic schematic [2] is illustrated in Figure 7.The detection process is managed by the control unit[7]. Fordistinguishing the first three iterations of the ML decoding, acounter is used here which counts up to three cycles. The control unit evaluates the output from xor matrix Bj by givingit as input to the OR 1 gate. This output value is fed to twoshift registerswhich has the results of the previous stages stored init. The values are shifted accordingly. Thet hird coming input is directly forwarded to the OR 2 gate. If the result is "0," a finish signal is send by the FSM which indicates that the processed word is error-

free. The ML decoding process runs until the end, if the result is ``1".



Figure7.Controllogic

The majority logic gate decoding is implemented by usingverilog. That is two level logic [6]. If during the memory readaccess an error is detected, the XOR gate will correct it, byinverting the current bit under decoding. The EG LDPC codeused here is only for 15 bits, it have only outputs four outputsfromxormatrix.TheorthogonalmajorityparametersB1,B 2,...BNareconstructedusingsortingnetworks.Thisclearly

provides a performance improvement respect to thetraditional method .The proposed method mostly would onlytake three cycles for decoding. Since most of the words wouldbe error free and would need to perform the whole decodingprocessonlyforthosewordswitherrors.

IV. EXPERIMENTAL RESULTS

InthissectionthesimulationsresultsoftheproposedMajorityL ogicDecoder/Detectorandtheencoderispresented.Thefrontendd esignofthearchitecture,itssimulation, synthesis and comparison are done using XILINXISE.DesignSuite7.1.ThetargetdeviceisSpartan3E-XC3S400. The designs are coded in Verilog HDL language. Acodewordofsize15ischosenherefordesigning.Theproposed majority logic decoder and encoder techniques aresimulated both in XILINX and FPGA for both error free anderroneous conditions and the results are shown below in figure8, 9,10,11,12and13.

V. SIMULATIONRESULTSUSINGXILINX

A. Simulationresultofencoder

Figure 8 shows the simulation result of an Encoder. Thedata input to given to the memory is encoded first through thisencoderblock. The input to the encoderist he 7 bit information and d output is the 15 bit information.

B. Simulationresultof MLDDwithouterror

Figure 9 shows the Majority logic decoder without error. The input cisthe 15 bit information and the clock given. The

International Journal of Scientific Research and Engineering Development--- Volume 6 Issue 5, Sep- Oct 2023

Available at <u>www.ijsred.com</u>

controloutputislwhichisalsothe15bitinformation.Theoutputisob tainedafter thirdclock.

Name	Value	1,500 ns	2,000
i[0:6]	0000111	0000111	
▶ ■ c[0:14]	00001110110	0000 1 1 10 1 100 10 1	

Figure8.Simulationresultoftheencoder



Figure9.SimulationResultofMLDDwithouterror

C. SimulationresultofMLDDwith error

Figure 9 shows the Majority logic decoder without error. The input c is the 15 bit information and the clock given. The control output is 1 which is also the 15 bit information. Theoutputisobtained after 18 clocks.

VI. RESULTS OFFPGAIMPLEMENTATION

A. FPGASimulationresultofencoder



Figure10.FPGASimulationresultofEncoder

Project decodency WAT'S MAYOD (MO) WO Conside WAT'T MALAT (LA) Trype Solid WAT'T MALAT (LA) Trype Solid WAT'T MALAT (LA) WAT'T MALAT (LA)	* Tripper Setup - 16/25 High/Secold (KCS/KLSSPI) UNIT:1 HyrLat (LA) * * * * * * * *	a' af Rado Coster XXXX_XXXI Bis discret
	Add Adve Tegger Candition Name Tegger Candition Name Tegger Candition Name	Trigger Condition Equation 100
Segmelie: DEX: 0 UNIT: 1 + Data/For + Output Trigger Ports	O Type Immerse Vindews 1 Duels: 1004 Storage Qualification: ei Data <	Postien 0
	* Output 2000 1000	kaladadadadadadadadadadadadadada
	* Griget 2016 (2017)	
		kod o dovlared o dovl
	Boyel Size Carlo Key (2) (1) (2) Common Carlos (2) (2) (2) (2) Common Carlos (2) (2) (2) (2) (2) (2) (2) (2) Common Carlos (2) (2) (2) (2) (2) (2) (2) (2) (2) (2)	алы алалана алына алына алына алына алына алына алына ишшинин иш иш и
	* Report interface interface	2011 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1

Figure 11. FPGA simulation result of MLDD without error

B. FPGAsimulation resultofMLDDwitherror

Project decoderlap + UNT'S MixOD (ND) - VID Consolin + UNT'S MixOD (ND) - UNT'S MixOD (ND) - Tigger Selup - Vaveform - Listing - Bio Pert	🖞 🗑 Tripper Sexip - DEVO INDExical OCSIVLISITI UNIT: 1 INVLAT (LA) 🔰 🖒 🕤					
	AuthUnit Fundion	Yatas	Radit	Courter		
	B = W07hgperFut0		2020,000 88	an sold		
	Add Addw Del *	Adv Tigger Condition Name Tigger Condition Name Tigger Condition Name Tigger Condition		Tripper Candilion Essetion MO		
Signatic DEV. 0 UNIT: 0 Async: Input Pat Sign: Input Pat Async: Output Pat In Janual	Tipe Wedow - Windows	t Depth: 1024	· Position			
	Store Quiltrater	al Data				
	Transfer Di Barcia Mil					
inc Oxford Plat	California da la california da la california da california	~				
	Wavefarm - 06V-0 WyGevice0 (8C598,X587) UNIT 1 ByE	M (UA)		6 8		
	BusSignal X 0 1 40 80 533 1	60 290 210 290 320 360 400 440 480 5	20 560 600 640 600 720 760 800	840 800 920 960 1000		
	+ Ostpet 1110-1110-	111600	(*1))*1			
	a halalala					
	TELEVISION CONTRACTOR OF CONTA					
	Waveform capitaried Jun 8, 2015 125 07 PM		32 0 4 4 02 0	 A(0-0) = 0 		
	Waveform captured Jan 8, 2015 125 07 PM	A00 (A0)	X: (()) (; ()	•[•] 6/3-0/2 0 a ^v B ⁱ		
	Weekom captured an 0, 2015 125 07 PM	ADI (MD)	X: ((4)+ C: ()	4)* 400-012 0 a ^v d		
	Wasdom captured Jan 8, 2015 125 07 PM	A00 (A0)	X: ((()) () ()	() 600-012 0 a [*] 0 ⁴ 111,0000,0010,0		
	Weedom captured am it, 2015 125 07 PM Weedom captured am it, 2015 125 07 PM Weedom captured am it. 2015 125 07 PM Bits Signal Target	NOR (MO)	1: ((4)) (c) ()	() 600-012 0 a ² d ² 111_0000_0016_0		
	Visuadom capares Juni, 2:05:52:07.PH With Console - GEVA Bylancol (CCCUSAL) (MEE In Ing. Bigs Signal Support	NOI (190)	ti (jeje) or oj Vake	≤0-01± 0 s ² d 111,0000,0010,0		

Figure12.FPGAsimulationresultofMLDDwitherror

VII. CONCLUSION

The paper focuses on the design of a Majority Logic Decoder/De tector (MLDD) for fault detection along with correction of fault, suit able for memory applications, with reduced fault detection time.

From the simulation results, (A codeword of size 15 ischosen here for designing), when compared to the existingMLD,TheproposedMLDDhascomparativelylessdelayo f

12.578 ns and can detect the presence of errors in just 3 cycleseven formultiple bitflips.

It has found that for error detection and correction (forcodeword of 15), when comparing to the existing technique, aspeed up of about 1100 ns is obtained when there is no errorsin data read access. It's because the fault detection needs onlythree cycles and after the detection of an error free condition,the codeword is issed to the output without further corrections. This is a great saving of time since most of the situations thememory read access does not make errors. Therefore there is

aconsiderable reduction in the memory access time.

TheproposedMLDDhaveabout4%lowpowerconsumptionth antheexistingMLDtechnique, since the proposed design detects the fault sinjust three cycles.

Available at <u>www.ijsred.com</u>

Therefore a large no. of clock cycles (here 12 clock cycles) aresavedandhenceconsiderablereductioninpower isachieved.

MLDDerrordetectorisdesignedasitisindependentofthe code word size and inference about area is that for largevalues of code word size, the area overhead of the MLDDactually decreases with respect to the plain MLD technique.i.e.,forlargevaluesofcodewordsizebothareasarepracti callythesame.ThereforetheproposedMLDDwillbeanefficientde signforfaultdetectionand correction.

REFERENCES

- PedroReviriego, Juan A. Maestro, and Mark F. Flanagan," Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes" IEEE Trans. Very Large Scale Integration(VLSI) Systems, Vol. 21, No. 1, January 2013.
- R.C.Baumann, "Radiationinducedsofterrorsinadvancedsemiconductortechnologies," IEEETrans.Device Mater. Reliab., vol. 5, no. 3, pp. 301– 316, Sep.2005.
 - M.A.Bajura, Y.Boulghassoul, R.Naseer, S.DasGupta, A.F.Witulski, J.Sondeen, S.D.Stansberry, J.Draper, L.
 W.Massengill, and J.N.Damoulakis, "Models and algorithmi climits for an ECC-based approach to hardening sub-100-nm
- [4] SRAMs," IEEE Trans. Nucl. Sci., vol. 54, no. 4, pp. 935– 945, Aug. 2007.
- [5] R. Naseer and J. Draper, "DEC ECC design to improvememory reliability in sub-100 nm Technologies," Proc.IEEEICECS, pp. 586–589,2008.
- [6] S..GhoshandP.D.Lincoln, "Dynamiclow-densityparity check codes for fault-tolerant nano-scale memory,"presentedattheFoundationsNanosci.(FNANO),S nowbird, Utah, 2007.

- [7] S. Ghosh and P. D. Lincoln, "Low-density parity checkcodesforerrorcorrectioninnanoscalememory,"SRICo mputerScienceLab., MenloPark, CA, Tech. Rep. CSL-0703, 2007.
- [8] H.NaeimiandA.DeHon, "Faultsecureencoderanddecoderfo rmemoryapplications,"inProc.IEEEInt.Symp.DefectFault Toler.VLSISyst., 2007, pp.409–417.
- [9] B. Vasic and S. K. Chilappagari, information theoreticalframeworkforanalysisanddesignofnanoscalefaul t-tolerantmemoriesbasedonlow-densityparitycheckcodes," IEEE Trans. CircuitsSyst. I, Reg. Papers, vol. 54,no.11, Nov. 2007.
- [10] H.NaeimiandA.DeHon, "Faultsecureencoderanddecoder for nanomemory applications," IEEE Trans. VeryLarge Scale Integr. (VLSI) Syst., vol. 17, no. 4, pp. 473– 486, Apr. 2009.
- [11] S. Lin and D. J. Costello, Error Control Coding, 2nd ed.Englewood Cliffs, NJ:Prentice-Hall,2004.
- [12] S. Liu, P. Reviriego, and J. Maestro, "Efficient majoritylogic fault detection with difference-set codes for memoryapplications,"IEEETrans.VeryLargeScaleIntegr.(VLSI) Syst., vol. 20,no.1, pp.148–156,Jan. 2012.